Cronologic Ndigo Crate Guía de usuario Pagina 14

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 27
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 13
CLK
(2.5 GHz)
Clock
circuit
1.25 GHz
ADC A
1.25 Gsps
ADC B
1.25 Gsps
ADC C
1.25 Gsps
ADC D
1.25 Gsps
AAI, AAIN BAI, BAIN CAI, CAIN DAI, DAIN
Figure 2.7: ADCs in 4 channel mode ABCD at 1.25Gsps.
CLK
(2.5 GHz)
Clock
circuit
Inverted
1.25 GHz
ADC A
1.25 Gsps
ADC B
1.25 Gsps
ADC C
1.25 Gsps
ADC D
1.25 Gsps
AAI, AAIN DAI, DAIN
In-phase
1.25 GHz
Figure 2.8: ADCs in 2 channel mode AD, interleaved for 2.5Gsps.
CLK
(2.5 GHz)
Clock
circuit
Inverted
1.25 GHz
ADC A
1.25 Gsps
ADC B
1.25 Gsps
ADC C
1.25 Gsps
ADC D
1.25 Gsps
AAI, AAIN or BAI,BAIN or CAI , CAIN or DAI , DAIN
In-phase
1.25 GHz
90
0
phase-shifted
1.25 GHz
270
0
phase -shifted
1.25 GHz
Figure 2.9: ADCs in 1 channel mode A, B, C or D interleaved for 5Gsps.
cronologic GmbH & Co. KG 9 Ndigo5G User Guide
Vista de pagina 13
1 2 ... 9 10 11 12 13 14 15 16 17 18 19 ... 26 27

Comentarios a estos manuales

Sin comentarios